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The emerging nano-technologies 
  Enhanced silicon CMOS is likely to remain the main 
manufacturing process 
  The 10nm and 7nm technology nodes are planned 
  What are the candidate technologies for the 5nm 
node and beyond? 
  Tunneling FETs (TFET) 
  Silicon Nanowires (SiNW) 
  Carbon Nanotubes (CNT) 
  2D devices  (flatronics) 
  What are the common denominators from a design 
standpoint? 
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22 nm Tri-Gate Transistors 
(c) Giovanni De Micheli  
[Courtesy: M. Bohr] 
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FinFET NW FET 
From FinFET to Nanowire FET 
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NW FET 












  Electrically program the transistor to either p-type or n-type 
  Field-effect control of the Schottky barrier 
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Silicon Nanowire Transistors 
  Gate all around transistors 
  Double gate to control polarity 
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Silicon Nanowire Transistors 
  Gate all around transistors 
  Double gate to control polarity 
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Device working principle 
PG = 1 n-type!
CG = 0!
PG = 1 n-type!
CG = 1!
PG = 0 p-type!
CG = 1!

































[Courtesy: De Marchi, IEDM 12 EPFL] 
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Similar devices 
  Controlled devices can be realized with various 
materials and shapes (e.g., FINFET) 
  SiNW controlled-polarity devices can be made with 
one polarity gate on one side [Heinzig] 
  Polarity-gate bias can enable: 
  Steep Subthreshold  
  Multiple threshold voltages 
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Steep subthreshold slope devices 
  Polarity gate at fixed voltage to create potential wells 
  Barrier lowering due to carrier generation by impact 
ionization and accumulation in S/D well  areas  
























 VDS=4V  7.7mV/dec
 VDS=3V  44mV/dec
 VDS=2V  54mV/dec
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        VDS        SSmin
 VDS=5V  3.4mV/dec
 
 
[Zang –IEDM 14] 
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Average Subthreshold slope 
  6 mV/decade over 5 decades of current 
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S D PGS CG PGD State 
0 1 
0 0 0 ON (P-type) 
1 1 1 ON (N-type) 
0 1 0 OFF (LVT) 
1 0 1 OFF (LVT) 
0 0 1 OFF (HVT) 
0 1 1 OFF (HVT) 
 Electrostatic control  Structure 
•  Vertically stacked nanowires 
•  3 independent gate regions 
•  Schottky barrier contacts at S/D 





















Library cell design for double-gate SiNWFETs 
  Exploit complementary to achieve full swing 
  Require smart local routing to compensate for extra input 




Only 4 transistors when compared to 8 











Similar to regular CMOS 
Negative Unate functions Binate functions 
[Courtesy: H. Ben Jamaa, ʼ08]#(c) Giovanni De Micheli  
2 FET inverter configuration 





















2 transistor XOR circuit 






























































Layout abstraction and regularity with Tiles 
NAND2	   XOR2	  















(c) Giovanni De Micheli  [Courtesy: Bobba, DAC 12] 
22 
Logic level abstraction 
  Three terminal transistors are switches 
  A loaded transistor is an inverter 
  Controllable-polarity transistors compare two values 
  A loaded transistor is an exclusive or (EXOR) 
  The intrinsic higher computational expressiveness 
leads to more efficient data-path design 
  The larger number of terminals must be 
compensated by smart wiring 
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Biconditional Binary Decision Diagrams 
  Native canonical data structure for logic design 
  Biconditional expansion: 
f (v,w,.., z) = (v!w) f (w ',w,.., z)+ (v!w) f (w,w,.., z)
  Each BBDD node: 
  Has two branching variables 
  Implements the biconditional expansion 



































































G  H 
BBDD node 
AB 0 1 
F 
G  H 
MUX driven by a XNOR 
Controlled-polarity 
B A’ 










Efficient Direct Mapping of BBDD Nodes 
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The BBDD optimization tool 
  Unique table to store BBDD nodes 
  Recursive formulation of Boolean operations 
  Performance-oriented memory management  
  Chain variable reordering  






  We implemented a BBDD package in C language  
  Comparison with CUDD (BDD) 
  Both CUDD and BBDD first build the DDs and then apply 
sifting (no dynamic reordering) 



















Modeling various emerging nanogates 

















  The FINFET is the first successful 3D transistor 
  FINFET evolution comprises variations: 
  Multi filament devices (NanoWires) 
  Multi gate devices 
  Additional gate biasing can be used to enhance 
logic functionality and/or performance of devices 
  Device effectiveness in constructing logic cells 
depends significantly on physical design 
  New logic design tools are key to asses the 
potential use of these technologies 
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